blog banner


74AS00 Quad 2-Input NAND Gate. Physical Dimensions inches (millimeters) unless otherwise noted (Continued). Lead Plastic Dual-In-Line Package ( PDIP). 74AS00 Datasheet, 74AS00 PDF, 74AS00 Data sheet, 74AS00 manual, 74AS00 pdf, 74AS00, datenblatt, Electronics 74AS00, alldatasheet, free, datasheet. description. These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions Y = A • B or Y = A + B in positive logic.

Author: Zulukora Yozshutaxe
Country: Liechtenstein
Language: English (Spanish)
Genre: Love
Published (Last): 26 December 2007
Pages: 51
PDF File Size: 6.16 Mb
ePub File Size: 13.98 Mb
ISBN: 376-7-38583-767-7
Downloads: 70578
Price: Free* [*Free Regsitration Required]
Uploader: Banos

What is the minimum and maximum frequency of oscillation? Let us examine the typical totem-pole output once again.

Regardless of the IC’s complexity or how it is created, basic knowledge of gates and flip-flops is still essential. These loads are characterized as input currents and will differ depending on whether the input catasheet level is LO or HI.

Families can be characterized by the relationship between propagation-delay and power.

Problem 10 What is meant by negative logic? In normal usage a logic-HI is provided by an external pull-up resistor as datahseet. Conversely, when Q3 is open, Q4 is closed. An open-collector output has current sinking capabilities, that is, it can present a logic-LO output. Observe here that the circuit elements associated with Q4 in the totem-pole circuit are missing and the collector of Q3 is left open-circuited, hence the name open-collector.


An unconnected input is said to be floating. Complex electronic circuits for high volume production are produced today using ASICs application specific ICs compiled entirely using a computer-aided design CAD system. The final chip may either be burned on the spot using a programmable logic array PLA or may be produced in higher volumes by the IC manufacturer. In other words, when Q3 is closed, Q4 is open.

(PDF) 74AS00 Datasheet download

What is the voltage range that would be considered a logic LO? Measure both the input voltage and the logic output of the inverter. What is meant by tri-state or 3-state outputs? Construct and test this circuit.

Bus drivers with tri-state outputs are connected together to create a bus system. If you examine a typical circuit board today you will find more use of large ICs with hundreds of pins and fewer style ICs. What is the difference between open collector, tri-state and totem-pole outputs?

(PDF) 74AS00 Datasheet PDF Download – Quadruple 2-Input Positive-NAND Gates

This third state is a useful feature and is employed in tri-state outputs catasheet another way of creating party-line bus systems. Two important factors in the consideration of each logic family are speed and power consumption.

Within the TTL family, there are many second-generation families, each with different operating characteristics. Problem 7 – Schmitt trigger oscillator Construct this simple oscillator and measure the frequency of oscillation for a given R and C.


The propagation delay inherent in gates can be useful for creating oscillatory circuits. In contrast with a normal totem-pole output, it cannot be the source of current and therefore cannot present a logic-HI on its own. What is the meaning of hysteresis? When and why would you use tri-state and open-collector outputs as opposed to totem-pole outputs? Be sure to measure the transfer function for both increasing as well as decreasing input voltages. This is called the high impedance or Hi-Z state.

Analyze the circuits and explain the results. Why is negative logic commonly used?

What is the diference between a inverter and a Schmitt trigger? All simulation 74aas00 debugging is conducted on the computer before the chip is created.

This is useful for creating a party-line data bus or control bus whereby any one of several circuits may pull the line LO without causing damage to another active output. Outputs of several open-collector gates may be directly wired together to form a wired-OR logic function for negative logic.

What is the smallest value of R such that the output is still LO?